HD6417020SX20IV

instruction set computer, QFP, –0.3 to +7.0 V, HD6417020SX20IV

Rated 5 Rating 5 | reviews | Write a review

Price:: US $6.19~11.90 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $6.19~11.90

PartNumber:: HD6417020SX20IV

Brand:: Renesas Technology Corp - Renesas | Pack: QFP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Olivia's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-06-25

From Other Seller

Part Number:HD6417020SX20IV
US $6.19 - 11.90
ECA1HHG100

US $10.00 - 10.00 / Piece
(0) Remove
LM64P101

US $240.00 - 300.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The HD6417020SX20IV is a new generation reduced instruction set computer (RISC) in which a Hitachi-original CPU and the peripheral functions required for system configuration are integrated onto a single chip. The HD6417020SX20IV includes peripheral functions such as large-capacity ROM, RAM, a direct memory access controller (DMAC), timers, a serial communication interface (SCI), an interrupt controller (INTC), and I/O ports. External memory access support functions enable direct connection to SRAM and DRAM. These features can drastically reduce system cost.

Parametrics

HD6417020SX20IV absolute maximum ratings: (1)Power supply voltage VCC: –0.3 to +7.0 V; (2)Program voltage VPP: –0.3 to +13.5 V; (3)Input voltage Vin: –0.3 to VCC + 0.3 V; (4)Operating temperature Topr: –20 to +75℃; (5)Storage temperature Tstg: –55 to +125℃.

Features

HD6417020SX20IV features: (1)Sixteen 32-bit general registers; (2)Three 32-bit control registers; (3)Four 32-bit system registers; (4)Instruction length: 16-bit fixed length for improved code efficiency; (5)Load-store architecture (basic arithmetic and logic operations are executed between registers); (6)Delayed unconditional branch instructions reduce pipeline disruption; (7)Instruction set optimized for C language.